## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

## **Listing of Claims:**

1	Claims 1 20.(canceled)
1	Claim 21. (currently amended) An integrated circuit comprising:
2	a first transistor coupled between an input node and a first node;
3	a first impendence matching circuit block coupled between the first node and a
4	second node;
5	a second impendence matching circuit block coupled between the second node
6	and a third node;
7	a second transistor coupled between the third node and a fourth node;
8	a third impendence matching circuit block coupled between the fourth node and a
9	fifth node; and
10	a fourth impendence transforming circuit block coupled between the second node
11	and the fifth node,
12	wherein in a first mode of operation, a signal provided at the input node passes
13	through the first transistor, first impendence matching circuit block, and fourth impendence
14	transforming circuit block, and
15	in a second mode of operation, the signal provided at the input node passes
16	through the first transistor, first impendence matching circuit block, second impendence
17	matching circuit block, second transistor, and third impendence matching circuit block.
1	Claim 22. (currently amended) The integrated circuit of claim 21, wherein the
1	· · · · · · · · · · · · · · · · · · ·
2	fourth impendence transforming circuit block comprises:
3	an inductance device coupled between the second node and a sixth node; and
4	a capacitor coupled between the sixth node and fifth node, wherein the inductance
5	device comprises at least one of an inductor, wire bonding, transmission line, microstrip line,
6	strip line, coaxial cable, or coplanar waveguide.

l	Claim 23. (currently amended) The integrated circuit of claim 21, wherein the
2	fourth impendence transforming circuit block comprises:
3	a capacitor coupled between the second node and a sixth node; and
4	an inductance device coupled between the sixth node and the fifth node, wherein
5	the inductance device comprises at least one of an inductor, wire bonding, transmission line,
5	microstrip line, strip line, coaxial cable, or coplanar waveguide.
l	Claim 24. (currently amended) The integrated circuit of claim 21, wherein the
2	fourth impendence transforming circuit block comprises:
3	a first capacitor coupled between the second node and a sixth node;
4	an inductance device coupled between the sixth node and the fifth node; and
5	a second capacitor coupled between the sixth node and a reference voltage level,
5	wherein the inductance device comprises at least one of an inductor, wire bonding, transmission
7	line, microstrip line, strip line, coaxial cable, or coplanar waveguide.
l	Claim 25. (currently amended) The integrated circuit of claim 21, wherein the
2	fourth impendence transforming circuit block comprises:
3	an inductance device coupled between the second node and a sixth node;
1	a first capacitor coupled between the sixth node and the fifth node; and
5	a second capacitor coupled between the sixth node and a reference voltage level,
5	wherein the inductance device comprises at least one of an inductor, wire bonding, transmission
7	line, microstrip line, strip line, coaxial cable, or coplanar waveguide.
l	Claim 26. (currently amended) The integrated circuit of claim 21, wherein the
2	fourth impendence transforming circuit block comprises:
3	an inductance device coupled between the second node and the fifth node; and
1	a capacitor coupled between the second node and the fifth node, wherein the
5	inductance device comprises at least one of an inductor, wire bonding, transmission line,
ó	microstrip line, strip line, coaxial cable, or coplanar waveguide.

1	Claim 27. (currently amended) The integrated circuit of claim 21, wherein the
2	fourth impendence transforming circuit block comprises:
3	an inductance device coupled between the second node and the fifth node;
4	a first capacitor coupled between the second node and a reference voltage level;
5	and
5	a second capacitor coupled between the fifth node and the reference voltage level,
7	wherein the inductance device comprises at least one of an inductor, wire bonding, transmission
3	line, microstrip line, strip line, coaxial cable, or coplanar waveguide.
l	Claim 28. (currently amended) The integrated circuit of claim 21, wherein the
2	fourth impendence transforming circuit block comprises:
3	an inductance device, coupled between the second node and the fifth node,
1	wherein the inductance device comprises at least one of an inductor, wire bonding, transmission
5	line, microstrip line, strip line, coaxial cable, or coplanar waveguide.
	Cl.: 00 ( 1. 1) The interest of claim 21 subsection the
l	Claim 29. (currently amended) The integrated circuit of claim 21, wherein the
2	third impendence matching circuit block comprises:
3	an inductance device coupled between the fourth node and the fifth node; and
1	a capacitor coupled between the fourth node and a reference voltage level,
5	wherein the inductance device comprises at least one of an inductor, wire bonding, transmission
5	line, microstrip line, strip line, coaxial cable, or coplanar waveguide.

1	Claim 30. (currently amended) The integrated circuit of claim 21, wherein the
2	third impendence matching circuit block comprises:
3	a first capacitor coupled between the fourth node and a reference voltage level;
4	a first inductance device coupled between the fourth node and the reference
5	voltage level; and
6	a second inductance device coupled between the fourth node and the fifth node,
7	wherein the first inductance device comprises at least one of an inductor, wire bonding,
8	transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide, and the second
9	inductance device comprises at least one of an inductor, wire bonding, transmission line,
10	microstrip line, strip line, coaxial cable, or coplanar waveguide.
1	Claim 31. (currently amended) The integrated circuit of claim 21, wherein the
2	third impendence matching circuit block comprises:
3	a first inductance device coupled between the fourth node and a reference voltage
4	level;
5	a first capacitor coupled between the fourth node and the reference voltage level;
6	a second inductance device coupled between the fourth node and the fifth node;
7	and .
8	a second capacitor coupled between the fifth node and the reference voltage level,
9	wherein the first inductance device comprises at least one of an inductor, wire bonding,
10	transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide, and the second
11	inductance device comprises at least one of an inductor, wire bonding, transmission line,
12	microstrip line, strip line, coaxial cable, or coplanar waveguide.

1 -	Claim 32. (currently amended) The integrated circuit of claim 21, wherein the
2	third impendence matching circuit block comprises:
3	a first inductance device coupled between the fourth node and a reference voltage
4	level;
5	a second inductance device coupled between the fourth node and the fifth node;
6	and
7	a first capacitor coupled between the fifth node and the reference voltage level,
8	wherein the first inductance device comprises at least one of an inductor, wire bonding,
9	transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide, and the second
10	inductance device comprises at least one of an inductor, wire bonding, transmission line,
11	microstrip line, strip line, coaxial cable, or coplanar waveguide.
1	Claim 33. (currently amended) The integrated circuit of claim 21, wherein the
2	third impendence matching circuit block comprises:
3	a first capacitor coupled between the fourth node and a reference voltage level;
4	a first inductance device coupled between the fourth node and the fifth node; and
5	a second inductance device coupled between the fifth node and the reference
6	voltage level, wherein the first inductance device comprises at least one of an inductor, wire
7	bonding, transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide, and
8	the second inductance device comprises at least one of an inductor, wire bonding, transmission
9	line, microstrip line, strip line, coaxial cable, or coplanar waveguide.
1	Claim 34. (currently amended) The integrated circuit of claim 21, wherein the
2	first impendence matching circuit block comprises a first capacitor coupled between the first
3	node and a second node, and wherein the second circuit block comprises a second capacitor
4	coupled between the second node and a third node.
1	Claim 35. (currently amended) The integrated circuit of claim 21, wherein the
2	first impendence matching circuit block comprises no passive elements coupled between the first
3	node and a second node, and the second impendence matching circuit block comprises a second
4	capacitor coupled between the second node and a third node.

1

2

3

4

5

1

2

1

2

3

4

5

1

3

1

2

3

4

5

1

2

3

Claim 36. (currently amended) The integrated circuit of claim 34, wherein the first impendence matching circuit block further comprises an inductance device and a third capacitor, in series, coupled between the first node and a reference voltage level, wherein the inductance device comprises at least one of an inductor, wire bonding, transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide. Claim 37. (currently amended) The integrated circuit of claim 36, wherein the inductance device is further coupled to a supply voltage level. Claim 38. (currently amended) The integrated circuit of claim 34, wherein the second circuit block further comprises an inductance device coupled between the second node and a reference voltage level, wherein the inductance device comprises at least one of an inductor, wire bonding, transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide. Claim 39. (currently amended) The integrated circuit of claim 36, wherein the second impendence matching circuit block further comprises an inductance device coupled 2 between the second node and the reference voltage level. Claim 40. (currently amended) The integrated circuit of claim 34, wherein the second impendence matching circuit block further comprises an inductance device coupled between the third node and a reference voltage level, wherein the inductance device comprises at least one of an inductor, wire bonding, transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide. Claim 41. (currently amended) The integrated circuit of claim 34, wherein the second impendence matching circuit block further comprises a third capacitor coupled between the second node and a reference voltage level.

1

2

3

4

5

1

2

3

4

5

6

7

8

1

2

3

4

5

1

2

3

4

1

2

3

4

5

6

Claim 42. (currently amended) The integrated circuit of claim 21, wherein the first impendence matching circuit block comprises an inductance device coupled between the first node and a reference voltage level, wherein the inductance device comprises at least one of an inductor, wire bonding, transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide. Claim 43. (currently amended) The integrated circuit of claim 21, wherein the second impendence matching circuit block comprises: a first capacitor coupled between the second node and a sixth node; an inductance device coupled between the sixth node and a reference voltage level; and a second capacitor coupled between the sixth node and the third node, wherein the inductance device comprises at least one of an inductor, wire bonding, transmission line, microstrip line, strip line, coaxial cable, or coplanar waveguide. Claim 44. (currently amended) The integrated circuit of claim 21, further comprising a voltage control circuit coupled to the second transistor, wherein the voltage control circuit, in response to a mode control voltage, provides a control signal to the second transistor to place the second transistor in an on state or an off state. Claim 45. (currently amended) The integrated circuit of claim 44, wherein the voltage control circuit comprises a third transistor coupled between the second transistor and a reference voltage level, wherein an electrode of the third transistor is coupled to a voltage control line. Claim 46. (currently amended) The integrated circuit of claim 44, wherein the voltage control circuit comprises a third transistor coupled between the second transistor and a reference voltage level and a fourth transistor coupled between a supply voltage line and a reference voltage level, wherein an electrode of the third transistor is connected to the coupled point of the fourth transistor toward the supply voltage line and an electrode of the fourth transistor is coupled to a voltage control line.

1

2

3

4

5

1

1

2

3

4

5

6

1

1

2

3

4

5

6

7

8

9

10

11

12

13

14

Claim 47. (currently amended) The integrated circuit of claim 44, wherein the voltage control circuit comprises a third transistor coupled between the second transistor and a reference voltage level and a fourth transistor coupled between a supply voltage line and an electrode of the third transistor, wherein an electrode of the third transistor is coupled to the fourth transistor and an electrode of the fourth transistor is coupled to a voltage control line.

Claims 48.- 52. (canceled)

Claim 53. (currently amended) The integrated circuit of claim 21, wherein the first transistor or the second transistor is a bipolar junction transistor, a heterojunction bipolar transistor, a field effect transistor, a complementary metal-oxide semiconductor transistor, a metal-oxide semiconductor transistor, p-type metal-oxide semiconductor transistor, n-type metaloxide semiconductor transistor, a high electron mobility transistor, or a metal semiconductor field effect transistor.

## Claims 54. - 127 (canceled)

Claim 128. (new) An amplifier circuit comprising:

an input node configured to couple a signal transmitted through a first set of impedance matching networks coupled in series between the input node and a second node; a second set of impedance matching network and a power amplification stage

coupled in series between the second node and a third node, wherein at least one of the second set of impedance matching networks provides a low impedance signal path to the signal in a first operational state of the amplifier circuit and a high impedance path to the signal in a second operational state of the amplifier circuit; and

a set of impedance transforming networks coupled in parallel to the second set of impedance matching networks and the power amplification stage, wherein the set of impedance transforming networks in cooperation with the first set of impedance matching networks provides a low impedance path to the signal when the second set of impedance matching networks in cooperation with the first set of impedance matching networks and power amplification stage provides a high impedance path to the signal.

Claim 129. (new) The amplifier circuit of claim 128, wherein the first set of 1 impedance matching networks comprises at least one impedance matching network. 2 Claim 130. (new) The amplifier circuit of claim 128, wherein the second set of 1 impedance matching networks comprises at least one impedance matching network. 2 Claim 131. (new) The amplifier circuit of claim 128, wherein the power 1 amplification stage is responsive to a voltage control signal, wherein when the voltage control 2 signal is at a first level, the power amplification stage is set to attenuate the signal, and when the 3 voltage control signal is at a second level, the power amplification stage is set to amplify the 4 5 signal. Claim 132. (new) The amplifier circuit of claim 128, wherein when in the first 1 operational state, the signal path defined by the first set of impedance matching networks, the 2 3 second set of impedance matching networks, and the power amplification stage provides a low impendence path for the signal between the input node and the third node. 4 Claim 133. (new) The amplifier circuit of claim 128, wherein when in the first 1 operational state, the signal path defined by the first set of impedance matching networks and the 2 set of impedance transforming networks provides a high impendence path for the signal between 3 4 the input node and the third node. Claim 134. (new) The amplifier circuit of claim 128, wherein when in the second 1 operational state, the signal path defined by the first set of impedance matching networks, the 2 second set of impedance matching networks, and the power amplification stage provides a high 3 impendence path for the signal between the input node and the third node. 4 Claim 135. (new) The amplifier circuit of claim 128, wherein when in the second 1 operational state, the signal path defined by the first set of impedance matching networks and the 2 set of impedance transforming networks provides a low impendence path for the signal between 3 the input node and the third node. 4

1	Claim 136. (new) A method of amplifying a signal, the method comprising:
2	transmitting a signal along a first signal path defined by a first set of impendence
3	matching networks and a power amplification stage, wherein the first signal path is disposed
4	between an input node and an output node;
5	transmitting the signal along a second signal path defined by the first set of
6	impendence matching networks and a set of impedance transforming networks coupled in series
7	between the input node and the output node, wherein the set of impedance transforming
8	networks define a segment of the second signal path disposed in parallel with the first signal
9	path; and
10	configuring the first signal path and the second signal path to different impedance
11	states with respect to a mode of signal amplification.
1	Claim 137. (new) The method of claim 136, further comprising configuring the
2	first signal path to a low impedance state and the second signal path to high impedance state
3	when in a first power mode.
1	Claim 138. (new) The method of claim 137, further comprising configuring the
2	power amplification stage to amplify the signal when in the first power mode state.
1	Claim 139. (new) The method of claim 137, further comprising configuring the
2	power amplification stage to attenuate the signal when in a second power mode.
1	Claim 140. (new) The method of claim 136, further comprising transmitting the
2	signal from the input node to an input of the second set of impendence matching networks and an
3	input of the set of impedance transforming networks.
1	Claim 141. (new) The method of claim 140, wherein when in a first power mode
2	a majority of the signal is transmitted along the second signal path and reflected from the first
3	signal path.

- 1 Claim 142. (new) The method of claim 140, wherein when in the second power
- 2 mode a majority of the signal is transmitted along the first signal path and reflected from the
- 3 second signal path.